




Circuit Reduction and Expansion




	V	I	R	P
Source	20			
R ₁			4	
R ₂			6	




	V	I	R	P
Source	20			
R ₁			4	
R ₂			6	




	V	I	R	P
Source	16			
R ₁			4	
R ₂			4	
R ₃			6	




	V	I	R	P
Source	12			
R ₁			6	
R ₂			15	
R ₃			10	



	V	I	R	P
Source	9			
R ₁			6	
R ₂			15	
R ₃			4	




	V	I	R	P
Source	12			
R ₁			10	
R ₂			5	
R ₃			6	
R ₄			4	



	V	I	R	P
Source	16			
R ₁			8	
R ₂			4	
R ₃			6	
R ₄			4	

S1 is Open

	V	I	R	P
Source	24			
R ₁			1	
R ₂			16	
R ₃			8	
R ₄			12	




S1 is Closed

	V	I	R	P
Source	24			
R ₁			1	
R ₂			16	
R ₃			8	
R ₄			12	


S1 is Open

	V	I	R	P
Source	16			
R ₁			2	
R ₂			2	
R ₃			6	
R ₄			6	




S1 is Closed

	V	I	R	P
Source	16			
R ₁			2	
R ₂			2	
R ₃			6	
R ₄			6	



	V	I	R	P
Source	16			
R ₁			4	
R ₂			12	
R ₃			12	
R ₄			12	


S1 is Open



	V	I	R	P
Source	10			
R_1			2	
R_2			2	
R_3			10	
R_4			15	
R_5			12	

S1 is Closed

	V	I	R	P
Source	10			
R_1			2	
R_2			2	
R_3			10	
R_4			15	
R_5			12	



	V	I	R	P
Source	40			
R_1			4	
R_2			10	
R_3			10	
R_4			5	
R_5			24	

